TL F –1. Order Number DMQB FMQB DMJ. DMW or DMN. See NS Package Number J16A N16E or W16A. Function Table. datasheet, pdf, data sheet, datasheet, data sheet, pdf, National Semiconductor, Dual 4-Line to 1-Line Data Selectors/Multiplexers. The LSTTL/MSI SN54/74LS is a very high speed Dual 4-Input. Multiplexer with common select inputs and individual enable inputs for each section.

Author: | Dibar Zolozuru |

Country: | Saint Lucia |

Language: | English (Spanish) |

Genre: | Music |

Published (Last): | 18 October 2004 |

Pages: | 287 |

PDF File Size: | 8.92 Mb |

ePub File Size: | 1.17 Mb |

ISBN: | 292-3-79257-547-4 |

Downloads: | 40649 |

Price: | Free* [*Free Regsitration Required] |

Uploader: | Bagor |

In short, the logical data present on the entry of validation is acicular towards the exit selected by the entries of the decoder.

The circuit which results from it is deferred on figure Form of the perso datawheet. High of page Preceding page Following page.

Id this chapter, we will examine the demultiplexers which are circuits whose function is opposite among that of the multiplexers.

Information, present on dayasheet input, is acicular towards the exit selected by the state of the entries of order. Let us examine simplest of the demultiplexers, that with 2 ways. The integrated circuit contains two multiplexers with 4 ways at entries of selection A and B communes. In the table of figure 35, the lines represented in red characters correspond if at least two of the entries of order are on the level H and for which the exit must thus be with the level H.

Dynamic page of welcome. The two groupings and D give us the following equation of S1: One does not find a demultiplexer with 2 ways integrated. Let us carry the entry of validation to state 0: The advantage of the multiplexer compared to the network of doors is obvious: Since all the combinations of the entries A, B, C and D are present in this equation, we can fulfill with this multiplexer any switching function comprising the same number of entries, that is to say 4.

The example which follows will clarify the procedure. On the other hand, entry 3 on the level Htherefore is connected to the positive tension. Now let us carry the entry of validation to state 1: The expressions and lead us to the logic diagram of figure One realizes that it is necessary to employ several types of doors, of the doors OR with 3 entriesa door OR at 2 entries and a door AND 4 entries.

### National Semiconductor – datasheet pdf

To find the equation simplest of S1let us draw the picture of Karnaugh figure Electronic forum and Infos. The stitching and the logic diagram of this integrated circuit are given on figure 32, while figure 33 gives its truth table.

Moreover, the use of a multiplexer makes it possible to pass easily from a switching function to another by changing the level of the inputs. The data present in D is acicular towards S0 or S1 depending on the state of the entry of order A.

## National Semiconductor

A circuit of this kind can be used for the indication of breakdowns, datashfet for the counting of parts on a production line. Figure 43 illustrates how one passes from a decoder to a demultiplexer. According to what was known as before, the four switches are connected to the four entries of order D, C, B, A of the multiplexer.

It now remains to carry the selected entries at datasheeh levels indicated in the last column. If one has 741153 integrated circuitone can carry out the circuit of figure The not selected exits position with state 1. One subjects the entry corresponding to the combination of the entries of order at the level wished at exit. How to make a site? This one, carried to the state 1force the exit of the multiplexer corresponding to state 0 independently of the state of the other entries.

The exit of the circuit is brought to datashest level H when at least two of the reversers are commutated on the positive tension. For each combination, one indicates the logical level that must take the exit. To contact the author. The stitching and the logic diagram of this circuit are given on figure 41, while figure 42 iic its truth table. Static page of welcome.

It is noticed that the binary number formed by the state of the entries of selection B and A gives the decimal index of the exit concerned. The next theory will treat memories. If integrated logical doors are used, one obtains the circuit represented on figure To know how to position the other entries, one draws up a table with all the combinations of the entries of order.

For each combination of the entries of order, one defers in the column of the exit the state that this one must take.

## (PDF) 74153 Datasheet download

Forms maths Geometry Physics 1. We know that the majority of the decoders have their active exits at state 0 and their entry of active validation to state 0. Click here for the following lesson or in the synopsis envisaged to this end.

The combinative circuit which fulfills 7415 function of the demultiplexer with 2 ways must thus correspond to the truth table of figure In addition to the commutation of several logical signals, the multiplexer can be used to replace a network.

The exit S with for the equation: This one indeed requires at least three integrated circuits: Return to the synopsis. One has four switches being able to be connected either to the supply voltage, or with the mass and one wants to know so at least two switches are closed again datashet the positive tension of food. Electronic forum and Poem. We will see that the same datasyeet can be obtained with a single multiplexer at sixteen entries.